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Introduction
The path delay fault model [16] is extensively used since it represents the influence of distributed delays on the operation of clocked systems. The complexity of test generation for delay faults is rather high due to factors such as the large number of possible paths, large number of tests, and excessive computation time for test generation. In this paper, we present a novel test generation algorithm capable of efficiently generating robust and nonrobust tests for path delay faults.
Most of the delay fault testing methods reported hitherto [3, 101 are based on the relatively simple concept of the PODEM algorithm [7] . Fuchs et a1 use an extended multiple backtrace procedure and the concept of static and dynamic learning for path delay fault testing [5] . Non-enumerative methods for test generation and fault simulation of delay faults have recently appeared in the literature 19, 141.
Our method, uses a multiple backtrace procedure similar to that of the FAN ,algorithm [6] for satisfying the test generation objectives. The new ideas incorporated in our algorithm are as follows:
1. A new Q-value logic system to derive robust and nonrobust tests for path delay faults (Section 2).
lalit@micro.iisc.ernet .in vaOresearch.att.com
2.
3.
4.
5.
2
A multiple backtrace procedure finds and resolves conflicts at internal nodes rather than at PIS. This is illustrated by Example 1.
Direct derivation of a test for the opposite transition once a test for a path for a given transition is found (Examples 2 and 3).
Path delay fault simulation is done immediately following the generation of a test to determine robust and nonrobust detection status of other faults.
Tests are generated for all paths or, especially in case of too many paths, for one longest and one shortest path per line (Section 3).
A Nine-Value Logic System
Multi-valued logic has been used by practically all researchers for test generation and fault simulation of path delay faults. In a recent paper, Bose et al [2] derive a 23-value logic system for the test generation for multiple paths. Fuchs et a1 [5] introduce a 10-valued logic for robust and a three-valued logic for nonrobust test generation.
Our goal is to derive an optimal logic system that will allow simultaneous consideration of robust and nonrobust tests. In earlier literature [2, 51, multivalued logic system has been derived by manipulating three (0, 1 and X) logic states which are simultaneously considered in two consecutive time frames (initial, final) of the clock period. In this work, we manipulate the 0, 1 and X logic states for three (initial, intermediate and final) intervals within two clock periods. Thus, we get 33 = 27 possible transition states which are given in Table 1 . These 27 states eventually collapse to a 9-value logic system. The transition states 1-4 and 10-13 of 0-1-0 and 1-0-1) and these are explicitly used for generation of nonrobust tests. More details on generating nonrobust tests will be given in a following section. We believe that our 9-value logic will be the minimum required for the simultaneous consideration of robust and nonrobust tests. In Table 2 , we have given the signal value representation and their corresponding logic values in both vectors.
Test Generation
In most practical cases, the large number of paths makes it impossible to consider all path faults for the purpose of test generation and fault simulation. There are several methods available in the literature for the selection of a subset of paths [13] . Recently, Pomeranz e t a1 [14] and Heragu [9] have described methods without enumerating paths. In recent papers [8, 111 , it has been shown that the determination of an optimal clocking period highly depends on the accuracies of the estimated longest path length and the shortest path length in the circuit. In this work, we have introduced a method for selecting a subset of paths which covers all lines in the logic circuit at least once and includes the shortest (S) as well as the longest (L) possible path through each line. First, we trace the circuit from POs to PIS in a breadth-first manner for assigning a label depth to each line L which represents the length (in terms of logic levels) of the longest path from L t o any PO.
Next, for selecting and enumerating the longest paths through each line, we do a depth-first trace from each P I toward POs along the lines with maximum depth.
For each intermediate line which is not covered by the longest paths, we continue backward trace toward PIS along the line with maximum level and forward trace along the line with maximum depth. Similarly, for selecting the shortest paths, we trace the circuit in both directions (i.e., from PIS to POs and vice versa) for assigning two labels [depth,,, depth,,] to each line L which represent the minimum length (in terms of logic levels) from L to any PI and PO. We continue the backward and forward trace along the minimum depth lines for selecting the shortest paths.
Our test generation method uses a multiplebacktrace procedure similar to that of the FAN algorithm [6] .
First we do an implication with respect t o the transition (rising or falling) at the input of the path and other inputs unspecified (XX). The off-path inputs of the gates along the target path are then set to suitable logic values in order to propagate the transition. Next, we backtrace from the primary outputs towards the primary inputs in a breadth-first manner in order to satisfy the objectives. During the backtrace operation, if we create a new objective on an input of a gate G and this input happens to be a fanout branch, then we immediately create another objective with the same logic value on the fanout stem. After doing an implication we mark all fanout branches as tried. Hence, before setting an objective on any fanout branch during backtrace, we check whether or not it has already been tried by previous objectives.
The procedure for test generation is illustrated by the following example. E x a m p l e 1: Consider the circuit in Figure 1 . A test is to be generated for the rising transition on path 4-5-7-8-10-12. During implication the fanout branches 5, 6 , 8 and 9 will be marked as assigned. The primary objectives obtained are (2=S1, 3=X1 and l l = X l ) . During backtrace the last level objective create any new objective since both are already marked as assigned. The other two objectives are fanout branchies of stem 1. Hence, after intersection of the two logic values (S1 n X1 = Sl), S1 will be assigned to the stem 1, which is a PI. Thus, after simulation we find a robust test ( l = S l , 4=RT), since all primary objectives are satisfied. 0 S0) in the already generated test and reversing the transition at the input of the target path. The underlying principle is that since the second vector is a test for a stuck fault on the P I at the source of the path, the opposite transition will always reach the destination of the path if the sensitizing condition remains unchanged. In most cases; this modified vector pair will be a valid robustlnonrobust test for the opposite transition. If the implied logic values are a subset (SO and GO c XO; S1 and G1 c X1) of the primary objective logic values or are the same, then the derived test will be a robust test. The following example illustrates such derivation.
Example 2:
Consider the circuit given in Figure 2 , where a test is generated for the rising transition on path 1-2-10-12. The primary objectives to be justified are 8=X1 and ll=S1. Following Example 1, we obtain a robust test, i.e., 1=RT and 4=SO. The new set of primary objectives for the opposite transition on the same path (1-2-10-12) will be 8=S1 and l l = X l . The new test is obtained only by reversing the transition on line 1 (1=FT and 4=SO) since input 4 has a steady value SO. After implication, we find that the implied logic value on line 11 is S 1 which is a subset of X1 (i.e., primary objective logic value on line 11). Hence, we find a robust test for the opposite transition with minimal effort.
In some cases, the test derived for the opposite transition as described above may not be a robust test. If at least one of the primary objective logic values is Sl(S0) and the implied logic value becomes Gl(GO), then the derived test will be a nonrobust test for the opposite transition. The folllowing example illustrates the derivation of a nonrobust test.
Example 3: In Example 1, suppose we have to find a test for the opposite transition (i.e., falling) on the same path (4-5-7-8-10-12). The new set of primary objectives will be 2=X1, 3:=Sl and l l = S l . The test will be obtained by reversing the transition on line 4 (l=Sl, 4=FT) since input 1 has a steady value S1. After implication, we find that the implied logic value of line 11 is GI, whereas its primary objective logic value is S1. Hence, the derived test will be a nonrobust test for the falling transition. In such situations, a fresh attempt will be made to generate a robust test for the given path and transition.
Results
We have implemented the proposed path delay test generation algorithm in the C lan uage (about 3000 lines of code) on an IBM RS-6000f580 workstation. In order to benchmark and demonstrate the efficiency of our test generator, we have performed ATG of robust and nonrobust tests on the ZSCAS'85 and ISCAS'89 benchmark circuits. Table 3 gives the results for ISCAS'85 benchmarks.
Path faults is the number of logical paths considered for test generation. This is twice the number of the physical paths selected to cover each line via the longest (L) path through it. For the purpose of comparison, we have also given the test generation results when the path selection procedure is modified to choose the shortest (S) path through each line. As expected, in general, the coverage is higher for the shorter paths. We have integrated a fault simulator [12] in the system. Once a robust or nonrobust test is generated, immediately we do fault simulation with respect to the test vector. Both robust and nonrobust detection of path delay faults are reported. Robustly detected paths are then marked in the targeted path list and hence not considered for further test generation. Third and forth columns of Table 3 give the number of robust and nonrobust tests generated by the test generator within the backtrack limit of 100. Fifth and sixth columns give the number of path faults which are robustly and nonrobustly tested from the targeted fault list while columns seven and eight are for the non-targeted faults. The CPU time (in seconds) is given for the complete ATPG process. For circuit c6288, the number of nonrobustly detected paths was extremely large even for small number of tests and it requires large amount of CPU time and memory for successful completion. Hence, we have not considered the nonrobust detection of paths during simulation.
Our results in Table 3 may be compared to two earlier works 114, 151 which give test generation re- Table 3 :
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11OO (S)   712   8   0   0   26  0  83  13  366  61  589  59  1031  61  87  2  683  88  2245  433  2889  198  34  NA  213  NA  953  578  2502  330   Ta   41  0  28  24  37  498  218  113  1017  2220  787   8   102  1968  5023   Circuit  Path  faults  s27  56  s208  290  s298  462  s344  710  s349  730  s382  800  s386  414  s400  896  s420  738  s444  1070  s510  738  s526  820  s526n  816  s641  3488  s820  984  s832  1012  s838  2018  s953  2266  s1196  6194  s1238  7118  s1488  1924 sults for ISCAS'85 benchmarks. However, since the number of modeled path faults and the machines used are different, a direct comparison may not be meaningful. It may be noticed that the fraction of modeled paths that are robustly tested in our method is significantly higher than that reported in [14, 151 . The results support the merit of selecting the longest and shortest paths and the efficiency of the novel ideas in our system. Table 4 presents the results of our algorithm for scan/hold versions of ISCAS'89 benchmark circuits.
Path faults is the number of both rising and falling transitions on all possible physical paths. Under Our ATPG, Rob./nrob. tests is the number of robust and nonrobust tests generated within the backtrack limit of 100. Rob. det. is the number of path faults which are robustly tested. Nrob. det. is the number of path faults that are nonrobustly tested by the fault simulator. The CPU time (in seconds), given for IBM RS-6000/580 workstation, includes the time for test generation and fault simulation. For the last eight benchmarks shown in Table 4 , we have considered only a subset of all possible path faults since the total number of paths in these circuits was very large. These paths were obtained by the path selection algorithm given in Section 3 and include one shortest path per line.
For comparison, we include the results of [I, 3, 41 in Table 4 which reports the coverage of robustly tested paths and the CPU times for these three approaches. All possible path faults are modeled in [l, 31.
Chakradhar et a1 [4] consider 10,000 path faults for the last nine benchmarks of Table 4 and all possible path faults for other benchmarks. For a direct comparison, CPU times must be normalized for the corresponding machine speeds. Such normalization is not done in Table 4 . However, our ATPG appears to be more efficient than the techniques of [3, 41 and the fault coverage is comparable. The CPU times reported in [l] are better than our results. Such performance is generally expected from the binary decision diagram (BDD) method. It must be remembered, however, that the time and memory complexities of the BDD approach [l] can be impractical for some circuits.
Conclusion
We have presented a novel path delay test generation algorithm which incorporates an efficient multiple backtrace procedure for signal value justification. The nine-value logic system provides an efficient way of deriving both robust and nonrobust tests. Once we find a robust test for a path delay fault, we modify it to derive another test for the opposite transition. In most cases, the derived test becomes either a robust or a nonrobust test for the same path with opposite transition. Thus, we are able to considerably reduce the test generation time. A subset of paths is selected for test generation covering all lines in the logic circuit at least once. This subset includes the longest and shortest paths through each line. We use a fault simulator for robust and nonrobust detection of path faults.
We are currently extending this approach for multiple pass test generation through longest sensitizable paths to cover all lines.
